The upgrades of the Belle experiment and the KEKB accelerator aim to increase the data set of the experiment by the factor 50. This will be achieved by increasing the luminosity of the accelerator which requires a significant upgrade of the detector. A new pixel detector based on DEPFET technology will be installed to handle the increased reaction rate and provide better vertex resolution. One of the features of the DEPFET detector is a long integration time of 20 μs, which increases detector occupancy up to 3 %. The detector will generate about 2 GB/s of data. An FPGA-based two-level read-out system, the Data Handling Hybrid, was developed for the Belle 2 pixel detector. The system consists of 40 read-out and 8 controller modules. All modules are built in μTCA form factor using Xilinx Virtex-6 FPGA and can utilize up to 4 GB DDR3 RAM. The system was successfully tested in the beam test at DESY in January 2014. The functionality and the architecture of the Belle 2 Data Handling Hybrid system as well as the performance of the system during the beam test are presented in the paper.
For the upgrade of the Belle experiment, Belle II, built on the asymmetric e + -e − collider KEK in Japan, a new pixel detector based on the DEPFET technology is introduced as a part of the silicon vertex detector to improve tracking, specially for low momentum particles. The detector is positioned in the innermost layer of the Belle II experiment around the crossing point of the accelerator. The two layer pixel detector is built of 20 mechanical ladders: 8 ladders in the inner layer and 12 ladders in the outer layer. Each module consists of two half modules also called a "half ladder".
A half ladder contains a 768x256 pixel matrix and custom built radiation hard front-end ASICs. To digitize pixel information, the DEPFET matrix is read out in a row by row sequence. The read-out sequence is controlled by six SWITCHER ASICs, where one SWITCHER steers 128 detector rows. The data are digitized by four Drain Current Digitizer ASICs and read out by four Data Handling Processors (DHP). The DHP controls the digitization process by synchronizing SWITCHER and Drain Current Digitizer, performs initial processing of the data, e.g. common mode correction and zero suppression, and communicates with the read-out hardware. The data read-out is done over the 8b/10b Aurora [1] link with the data rate of 1.6 Gb/s. The configuration of the ASICs is performed over the JTAG protocol, that is controlled by a Data Handling Hybrid module.
The read-out hardware is represented by the Data Handling Hybrid (DHH) system. The main functionality of the system includes the control, synchronization and read-out of the frontend electronics, data acquisition with preprocessing, and sub- event building. The system is divided in two subsystems: the front-end read-out system, the DHH, and the sub-event builder, the DHH Controller (DHHC).
The pixel detector in Belle II is controlled by 8 DHH boards in ATCA form factor. Each ATCA board houses 6 AMC modules (five DHH and one DHHC) and one full size AMC module with external interfaces. A front-end read-out module buffers the data stream, performs initial data processing that includes pixel remapping to the coordinates of the pixel detector and online cluster reconstruction.
The DHH Controller is connected to five D HH c ards on the one side of the read-out chain and to the four Online Selection Nodes cards [2] on the other side. This layout allows to perform a sub-event building of the data from five half ladders. As a side effect of the sub-event building, the data rate averaging can be achieved by combining data streams from the detector modules with different background levels. The expected data rate in the case two inner half ladders and three outer half ladders are read-out by a DHHC module is approx. 70 % of the data rate received from a single inner half ladder. The high speed serial link between DHH and DHHC utilizes 127 MHz reference clock distributed by the Belle II time distribution system. In addition it runs in synchronous mode preserving clock phase relation between source and destination. The trigger signal distributed over such interface has a deterministic latency. The deterministic latency is achieved by bypassing elastic buffers.
The system was successfully tested in the beam test of the Belle II silicon vertex detector in January 2014 in DESY. The system consisting of one DHH and one DHHC was used to read out a prototype module of the DEPFET detector. The stable operation of the system during the beam test was achieved with the maximal trigger rate of 500 Hz. Additionally the DHH module was responsible for generating the control sequence for the SWITCHER ASICs. This sequence is loaded into internal memory of the FPGA by the slow control and is synchronized with the detector read-out. The additional signals required for the control sequence are routed through the custom adapter board for DDR3 SODIMM socket.
The full paper is submitted for the review to the TNS and is available as a pre-print at the arxiv.org.
